


**Platform : TGL-H+GN20-P**

01 INDEX	46 BATT/CHARGER BQ24781
02 SYSTEM BLOCK	47 DC IN/PWR_SW/H-S CAP/SCREW
03 POWER SEQUENCE	48 POWER IMVP9 CONTROLLER
04 POWER MAP	49 POWER IMVP9 DR_MOS
05 SMBUS Block&FW Ver	50 POWER VCCIN_AUX CPU
06 TGL_H TBT/DDI	51 POWER VCCIN_AUX DR_MOS
07 TGL_H eDP	52 POWER VCCIN_AUX PCH
08 TGL_H MEMORY CHA	53 POWER VNN_BYP/+1.05_BYP
09 TGL_H MEMORY CHB	54 POWER +5VDSW
10 TGL_H PEG/DMI	55 POWER +3.3VDSW
11 TGL_H SIDEBANDS	56 POWER +1.8VA/+1.2VS/+3.3V_EC
12 TGL_H PWR 1	57 POWER +1.2VS/2.5VS/VTT
13 TGL_H PWR 2	58 POWER +VA / +VS / +V
14 TGL_H PWR 3/GND	59 GN20-P POWER SEQUENCE
15 TGL_H GND	60 GPU GN20 GFX-PCIE
16 TGL_H CAP	61 GN20-P Frame Buffer Mapping
17 PCH_H CLOCK/CNVI	62 GN20-P FrameBuffer A & B
18 PCH_H DMI	63 GN20-P XTAL/IFP[A:E]
19 PCH_H GPIO	64 GN20-P STRAP/Serial ROM
20 PCH_HLPSS/JTAG/GPIO	65 GN20-P GPIO/Thermal/I2C
21 PCH_H HSIO PCIE/RTC	66 GN20-P POWER
22 PCH_H HSIO USB/BIOS	67 GN20-P VRAM1_FrameBuffer A
23 PCH_H POWER	68 GN20-P VRAM2_FrameBuffer A
24 PCH_H GND	69 GN20-P VRAM3_FrameBuffer B
25 PCH_H CAP	70 GN20-P VRAM4_FrameBuffer B
26 PCH_H STARPS	71 POWER GN20-P NVVDD CONTROLLER
27 PCH_H DERIVED RAILS	72 POWER GN20-P NVVDD 4PHASE
28 DDR4 SO-DIMM1	73 GN20-P +1.8V_AON/PEX_VDD
29 DDR4 SO-DIMM2	74 GN20-P FBVDDQ_CONTROLLER
30 eDP Pannel/CAMERA	75 GN20-P_FBVDQDQ_1PHASE
31 N/A	76 POWER GN20-P OVR-M
32 HDMI	77 Reserved
33 N/A	78 History
34 N/A	
35 TYPE-C_DP&USB3.1	
36 EC IT5571/ KB	
37 USB3.1 GEN2 RETIMER	
38 N/A	
39 M.2 PCIe4 Gen4/Gen3+SATA	
40 AUDIO ALC897-CG	
41 AMPLIFIER ALC122	
42 LAN RTL8125B(S)	
43 WIFI/BT/DEBUG/DCI	
44 TP/FAN/LB	
45 DB PWR/USB/AUDIO BD	

[illegible][illegible]

SYSTEM BLOCK DIAGRAM






POWER ON SEQUENCE





Type	Location	Firmware
MP2950	U23	??
MP2940	U29	??
MP2884 (NVVDD)	U25	??
MP2884 (FB_MEM)	U84	??
IT8851	PU3	??



TBT RETIMER TCP[0]

CPU1D

4 OF 15

BL38 TCP0\_TX\_P1  
BL37 TCP0\_TX\_N1  
BP37 TCP0\_TX\_P0  
BP38 TCP0\_TX\_N0  
BK40 TCP0\_TXRX\_P1  
BK41 TCP0\_TXRX\_N1  
BL41 TCP0\_TXRX\_P0  
BL40 TCP0\_TXRX\_N0

BN37 TCP0\_AUX\_P  
BN38 TCP0\_AUX\_N

BD40 RSVD\_TP\_1  
BD41 RSVD\_TP\_2  
BD37 RSVD\_TP\_3  
BD36 RSVD\_TP\_4

BP41 RSVD\_2.2K\_PD  
BP40 RSVD\_TP\_5

BG38 TCP1\_TX\_P1  
BG37 TCP1\_TX\_N1  
BJ37 TCP1\_TX\_P0  
BJ38 TCP1\_TX\_N0  
BG40 TCP1\_TXRX\_P1  
BG41 TCP1\_TXRX\_N1  
BH41 TCP1\_TXRX\_P0  
BH40 TCP1\_TXRX\_N0

BH37 TCP1\_AUX\_P  
BH38 TCP1\_AUX\_N

BW37 TCP2\_TX\_P1  
BW38 TCP2\_TX\_N1  
BT38 TCP2\_TX\_P0  
BT37 TCP2\_TX\_N0  
BW41 TCP2\_TXRX\_P1  
BW40 TCP2\_TXRX\_N1  
BU40 TCP2\_TXRX\_P0  
BU41 TCP2\_TXRX\_N0

BU38 TCP2\_AUX\_P  
BU37 TCP2\_AUX\_N

CD37 TCP3\_TX\_P1  
CD38 TCP3\_TX\_N1  
CB38 TCP3\_TX\_P0  
CB37 TCP3\_TX\_N0  
CC41 TCP3\_TXRX\_P1  
CC40 TCP3\_TXRX\_N1  
CB40 TCP3\_TXRX\_P0  
CB41 TCP3\_TXRX\_N0

CC38 TCP3\_AUX\_P  
CC37 TCP3\_AUX\_N

D34 RSVD\_TP\_45  
E34 DISP\_UTILS

A32 AUDOUT  
A31 AUDIN  
B32 AUDCLK

F36 EAR

TGL\_H\_CPU\_IP\_EXT

DPIP3\_RXP\_3 AC40  
DPIP3\_RXN\_3 AC41  
DPIP3\_RXP\_2 AD39  
DPIP3\_RXN\_2 AD40  
DPIP3\_RXP\_1 AC37  
DPIP3\_RXN\_1 AC38  
DPIP3\_RXP\_0 AD36  
DPIP3\_RXN\_0 AD37

AN38  
AN39  
DPIP3\_AUX\_P  
DPIP3\_AUX\_N

AE40  
AE41  
DPIP2\_RXP\_3  
DPIP2\_RXN\_3 AF39  
DPIP2\_RXP\_2 AF40  
DPIP2\_RXN\_2 AF36  
DPIP2\_RXP\_1 AF37  
DPIP2\_RXN\_1 AG37  
DPIP2\_RXP\_0 AG38  
DPIP2\_RXN\_0

AR39  
AR40  
DPIP2\_AUX\_P  
DPIP2\_AUX\_N

AG40  
AG41  
DPIP1\_RXP\_3  
DPIP1\_RXN\_3 AJ39  
DPIP1\_RXP\_2 AJ40  
DPIP1\_RXN\_2 AJ36  
DPIP1\_RXP\_1 AJ37  
DPIP1\_RXN\_1 AK37  
DPIP1\_RXP\_0 AK38  
DPIP1\_RXN\_0

AR36  
AR37  
DPIP1\_AUX\_P  
DPIP1\_AUX\_N

AL36  
AL37  
DPIP0\_RXP\_3  
DPIP0\_RXN\_3 AK40  
DPIP0\_RXP\_2 AK41  
DPIP0\_RXN\_2 AL39  
DPIP0\_RXP\_1 AL40  
DPIP0\_RXN\_1 AM37  
DPIP0\_RXP\_0 AM38  
DPIP0\_RXN\_0

AT37  
AT38  
DPIP0\_AUX\_P  
DPIP0\_AUX\_N

AM41  
AM40  
AN41  
RSVD\_TP\_6  
RSVD\_TP\_7  
RSVD\_TP\_8

AC35  
AE37  
AE35  
AE38  
DPIP3\_HPD  
DPIP2\_HPD  
DPIP1\_HPD  
DPIP0\_HPD

AT41 DPIP3\_RCOMP  
AU40 DPIP2\_RCOMP  
AU39 DPIP1\_RCOMP  
AT40 DPIP0\_RCOMP

R8 150-1-04  
M-R0402

R9 150-1-04  
M-R0402

R10 150-1-04  
M-R0402

R11 150-1-04  
M-R0402

Check DPIP2/3

DP in DPI[1]

DP in DPI[0]

同方国际信息技术有限公司

Title

TGL\_H TBT/DDI

Size

Document Number


GM5TGFX

Rev

1.2


Date: Tuesday, May 18, 2021


Sheet 6 of 78











## CPU CFG[17:0]

CFG : default 1

CPU\_CFG2\_N R20 1K-04 M-R0402

CFG[2] :

1: PCIe 1 x 16 Normal

0: PCIe 1 x 16 Reversed

CPU\_CFG4\_N R24 1K-04 M-R0402

CFG[4] : eDP

1: Disabled

0: Enabled

CPU\_CFG5\_N R30 1K-04 M-R0402

CPU\_CFG6\_N R32 1K-04 M-R0402

CFG[6][5] :

PCIe 1 x 16 1 1

PCIe 2 x 8 1 0

PCIe 1 x 8 + 2 x 4 0 0

CPU\_CFG7\_N R34 1K-04 M-R0402

CPU\_CFG8\_N R36 1K-04 M-R0402

CFG[7] :

1: (default) PEG Train immediately following RESET# de assertion.

0: PEG Wait for BIOS for training.

CPU\_CFG14\_N R40 10K-04 M-R0402

CFG[14] :


1: PCIe 1 x 4

0: PCIe 1 x 4 Reversed

CPU\_CFG3\_N R48 1K-04 M-R0402

CFG[3] : Reserved configuration lane

CFG[3:2][13:8][17:15] : Reserved configuration lane




## PLT\_RST# LED

## CATERR# LED

## DEL LED Sch\*3

## THERMTRIP# LED

## PROCHOT#



Test Point for PRD (TOP side)

1. PROCHOT#
2. THERMTRIP#
3. PROC\_PWRGD
4. VCCST\_PWRGD
5. SYS\_PWRK
6. PCH\_PWRK
7. DSW\_PWRK
8. SLP\_S0#
9. SLP\_S3#
10. SLP\_S4#
11. SLP\_S5#
12. CPU\_C10\_GATE#

TP14	H_PROCHOT#_R
TP15	PCH_THERMTRIP_N
TP16	H_CPU_PWRGD_R
TP17	VCCST_PWRGD
TP18	SYS_PWRK_EC 18.36
TP19	PCH_PWRK 18.21
TP20	DSW_PWRK 18.21
TP21	PM_SLP_S0# 20.36
TP22	PM_SLP_S3# 18.36, 53.57, 58
TP23	PM_SLP_S4# 18.36, 57.58
TP24	PM_SLP_S5# 18
TP25	CPU_C10_GATE# 19.58

同方国际信息技术有限公司

TGL_H SIDE BANDS		
Size	Document Number	Rev
C	GM5TGFX	1.2
Date	Tuesday, May 18, 2021	Sheet 11 of 78

+VCCIN\_AUX\_CPU

CPU1L

- AA34 VCCIN\_AUX\_1
- AA36 VCCIN\_AUX\_2
- AA39 VCCIN\_AUX\_3
- AB33 VCCIN\_AUX\_4
- AD34 VCCIN\_AUX\_5
- AE33 VCCIN\_AUX\_6
- AE34 VCCIN\_AUX\_7
- AG34 VCCIN\_AUX\_8
- AG35 VCCIN\_AUX\_9
- AH33 VCCIN\_AUX\_10
- AJ33 VCCIN\_AUX\_11
- AJ34 VCCIN\_AUX\_12
- AK34 VCCIN\_AUX\_13
- BH11 VCCIN\_AUX\_14
- BK11 VCCIN\_AUX\_15
- BK12 VCCIN\_AUX\_16
- BL11 VCCIN\_AUX\_17
- BL12 VCCIN\_AUX\_18
- BM11 VCCIN\_AUX\_19
- U24 VCCIN\_AUX\_20
- U28 VCCIN\_AUX\_21
- U31 VCCIN\_AUX\_22
- V24 VCCIN\_AUX\_23
- V26 VCCIN\_AUX\_24
- V28 VCCIN\_AUX\_25
- V29 VCCIN\_AUX\_26
- V31 VCCIN\_AUX\_27
- V33 VCCIN\_AUX\_28
- V34 VCCIN\_AUX\_29
- V35 VCCIN\_AUX\_30
- V38 VCCIN\_AUX\_31
- W24 VCCIN\_AUX\_32
- W26 VCCIN\_AUX\_33
- W28 VCCIN\_AUX\_34
- W29 VCCIN\_AUX\_35
- W31 VCCIN\_AUX\_36
- W33 VCCIN\_AUX\_37
- W34 VCCIN\_AUX\_38
- W35 VCCIN\_AUX\_39
- W36 VCCIN\_AUX\_40
- W37 VCCIN\_AUX\_41
- W38 VCCIN\_AUX\_42
- W39 VCCIN\_AUX\_43
- W40 VCCIN\_AUX\_44
- W41 VCCIN\_AUX\_45
- Y24 VCCIN\_AUX\_46
- Y28 VCCIN\_AUX\_47
- Y29 VCCIN\_AUX\_48
- Y33 VCCIN\_AUX\_49
- Y34 VCCIN\_AUX\_50
- Y35 VCCIN\_AUX\_51
- Y36 VCCIN\_AUX\_52
- Y37 VCCIN\_AUX\_53
- Y38 VCCIN\_AUX\_54
- Y39 VCCIN\_AUX\_55
- Y40 VCCIN\_AUX\_56
- Y41 VCCIN\_AUX\_57
- Y41 VCCIN\_AUX\_58

TGL\_H\_CPU\_IP\_EXT

12 OF 15

- VCCIO\_OUT
- VCCST\_1
- VCCST\_2
- VCCST\_3
- VCCSTG\_OUT\_7
- VCCSTG\_OUT\_8
- VCCSTG\_OUT\_1
- VCCSTG\_OUT\_2
- VCCSTG\_OUT\_3
- VCCSTG\_OUT\_4
- VCCSTG\_OUT\_5
- VCCSTG\_OUT\_6
- RSVD\_15
- RSVD\_16
- RSVD\_17
- VCC1P8A\_1
- VCC1P8A\_2
- VCC1P8A\_3
- VCC1P8A\_4
- VCC1P8A\_5
- VCC1P8A\_6
- VCC1P8A\_7
- VCC1P8A\_8
- VCC1P8A\_9
- VCC1P8A\_10
- VCCIN\_AUX\_59
- VCCIN\_AUX\_60
- VCCSTG\_3
- VCCSTG\_4
- VCCSTG\_5
- VCCSTG\_6

+VCCIO

+VCCST

+VCCSTG\_12

+VCCSTG\_OUT\_1

+VCCSTG\_OUT\_23456

22 CPUTRIGGERIN  
22 PCH\_TRIGGER\_IN

+VCC1P8A

+VCCIN\_AUX\_FIL

+VCCIN\_AUX\_CPU

+VCCSTG


CPU1M

13 OF 15


- RSVD\_TP\_46
- RSVD\_TP\_15
- RSVD\_TP\_16
- RSVD\_TP\_17
- RSVD\_TP\_18
- IST\_TP\_1
- IST\_TP\_0
- RSVD\_TP\_44
- RSVD\_TP\_43
- PROC\_TRIGIN
- PROC\_TRIGOUT
- RSVD\_TP\_19
- RSVD\_TP\_20
- RSVD\_TP\_21
- RSVD\_TP\_22
- RSVD\_TP\_23
- RSVD\_TP\_24

TGL\_H\_CPU\_IP\_EXT


- RSVD\_TP\_25
- RSVD\_TP\_26
- RSVD\_TP\_27
- RSVD\_TP\_28
- RSVD\_TP\_29
- RSVD\_TP\_30
- RSVD\_TP\_31
- RSVD\_TP\_32
- RSVD\_TP\_33
- RSVD\_TP\_34
- RSVD\_TP\_35
- RSVD\_TP\_36
- RSVD\_TP\_37
- RSVD\_TP\_38
- RSVD\_TP\_39
- RSVD\_TP\_40
- RSVD\_TP\_41
- RSVD\_TP\_42
- RSVD\_7
- RSVD\_8
- RSVD\_9
- RSVD\_10
- RSVD\_11
- RSVD\_12
- RSVD\_13
- RSVD\_14



Title			TGL_H PWR 1,FIVR	
Size	Document Number	GM5TGFX		Rev
B				1.2
Date:	Tuesday, May 18, 2021	Sheet	12	of 78



TGL\_H\_CPU\_IP\_EXT



TGL\_H\_CPU\_IP\_EXT


VSSIN\_SENSE  
VCCIN\_SENSE  
VCCIN\_72 VCCIN\_AUX\_VSSSENSE  
VCCIN\_AUX\_VCCSENSE

A\_VSSIN\_SENSE 48  
A\_VCCIN\_SENSE 48  
A\_VCCIN\_AUX\_CPU\_VSSSENSE 50  
A\_VCCIN\_AUX\_CPU\_VCCSENSE 50


MP2950

MP2940

同方国际信息技术有限公司		
Title		
TGL_H PWR 2		
Size	Document Number	Rev
B	GM5TGFX	1.2
Date:	Tuesday, May 18, 2021	Sheet 13 of 78









## CPU CAPS


### +VCCIN




CAP ADDED FOR PI SIMULATION AS PER PI FEEDBACK




## +VCCIN\_AUX\_CPU




## EMC CAPS




## +VCC1P8A




## +VCCSTG



## +VCCST




## +VCCDD2\_CPU











同方国际信息技术有限公司

TGL_H CAP		
Size	Document Number	Rev
C	GM5TGFX	1.2
Date	Tuesday, May 18, 2021	Sheet 16 of 78







Timing diagram showing the relationship between GPP\_R2\_HDA\_SDO\_0 and GPP\_R0\_HDA\_BCLK. The top trace is GPP\_R2\_HDA\_SDO\_0, and the bottom trace is GPP\_R0\_HDA\_BCLK. A red arrow points to a transition in GPP\_R2\_HDA\_SDO\_0 at 50.5258 ns, labeled MELOCK#. A vertical green line at 50.5258 ns indicates the time of the MELOCK# signal. A table on the right shows the time in ns for each signal transition:

Signal	Time (ns)
HDA_0	40
HDA_1	40
HDA_2	26.40
HDA_3	40
HDA_4	40
GPP_0	43
GPP_1	50.5258
GPP_2	50.5258
GPP_3	30


For MS

+3.3V +3.3V 2/21

R9570 @100K-04 M-R0402

R132 @100K-04 M-R0402


GPP\_H13\_PEG\_RESET#



## Force Reload


Remove

## DEL 2pin Header






## BIOS Pin CFG

BIOS Security	NORMAL	Lockdown	Recovery
GPP_A13	1	0	0
GPP_A12	0	1	0

YA-12  
•


## CHECK GPIO of TBT RST

[illegible]

4 OF 9

[illegible]


AW46	BIOS NORMAL	
AV46	BIOS LOCKDOWN	
AL45		
AL45	PCH_ESPI_ALERT#	
AU47		
AT48		
AT48	PCH_ESPI_RST#	
AR47	PCH_ESPI_CLK	
AR48	PCH_ESPI_CSN	
AP47	PCH_ESPI_AD3	
AP47	PCH_ESPI_AD2	
AM45	PCH_ESPI_AD1	
AM46	PCH_ESPI_AD0	
AI21		DDP2
AN21		DDP2
AU19		DDP2
AW18		DDP2
AY17		DDP2
BA17		DDP2
BC17		DDP2
BE18		DDP2
BF17		DDP2
BD17		DDP2
BE17	GPP_G5_SLP_DRAM#	
BD18		
BE15		
BD15		
BD14		
BQ13	GPPCC_RCOMP	
R13	PCIE_RCOMPMP	R174_1K-1.04
A13	PCIE_RCOMPMP	R174_1K-1.04
AR3		
AR4		
AR4		
AM2	PCH_JTAG_TMS	
AM1	PCH_JTAG_TCK	
AM3	PCH_JTAG_TDO	
AM4	PCH_JTAG_TDI	
AM5	PCH_JTAG_TCK	
AG5	DBG_PMODE	R183_1K-1.04
AE47		
A15	AUD_AZACPU_SDO	R186_30.04
AK4	AUD_AZACPU_SCLK_N	R187_30.04
AJ3	AUD_AZACPU_SCLK_N	R187_30.04

**SRCCLKREQ Configuration Table**


SRCCLKREQ0#	N/A
SRCCLKREQ1#	N/A
SRCCLKREQ2#	WLAN
SRCCLKREQ3#	N/A
SRCCLKREQ4#	N/A
SRCCLKREQ5#	N/A
















### +VCCPRTC\_3P3




### +VCCDPHY\_1P24




### +VCC\_V1P05EXT\_1P05




### +VCC\_VNNEXT\_1P05



### +VCCPRIM\_3P3




### +VCCPRIM\_1P8




### TGL-H RVP MPI SOCKET STUFFING

#### PRIMARY




PRIMARY 5X47UF 0603,4X10UF 0402 @ NEAR PCH BGA


#### +VCCIN\_AUX\_PCH




### +VCCLDOSTD\_OUT\_0P85




### +VCCA\_CLKLDO\_1P8



 同方国际信息技术有限公司			
Title			
PCH_H CAP			
Size B	Document Number	GM5TGF	Rev 1.2
Date: Tuesday, May 18, 2021		Sheet 25 of 78	

PCH STRAPS


GPP_B14/SPKR	Top Swap Override This strap has a 20 kOhm $\pm$ 30% internal pull-down. Disable Top Swap mode(Default)
0	Disable Top Swap mode(Default)
1	Enable Top Swap mode.





GPP_B18/GSPI0_MOSI	No Reboot This strap has a 20 kOhm $\pm$ 30% internal pull-down. Disable (Default) No Reboot mode. (Default)
0	Disable (Default) No Reboot mode. (Default)
1	Enable No Reboot mode.




GPP_C2/SMBALERT#	TLS Confidentiality This strap has a 20 kOhm $\pm$ 30% internal pull-down. Disable (Default) TLS cipher suite (no confidentiality). (Default)
0	Disable (Default) TLS cipher suite (no confidentiality). (Default)
1	Enable TLS cipher suite (no confidentiality).




GPD7	Reserved
This strap has a 20 kOhm $\pm$ 30% internal pull-down. This strap should sample LOW. There should NOT be any onboard device driving it to opposite direction during strap sampling.	



GPP_B22/GSPI1_MOSI	Boot BIOS Strap (BBS) This strap has a 20 kOhm $\pm$ 30% internal pull-down. BIOS fetches are routed to SPI (MAF) or the eSPI Flash Channel (SAF)
0	BIOS fetches are routed to SPI (MAF) or the eSPI Flash Channel (SAF)
1	BIOS fetches are routed to the eSPI Peripheral Channel





GPP_C5/SML0ALERT#	eSPI Disable This strap has a 20 kOhm $\pm$ 30% internal pull-down. Disable (Default) eSPI. (Default)
0	Disable (Default) eSPI. (Default)
1	Enable eSPI



GPP_H12/SML1ALERT#	eSPI Flash Sharing Mode This strap has a 20 kOhm $\pm$ 30% internal pull-down. Master Attached Flash Sharing (MAFS) enabled (Default)
0	Master Attached Flash Sharing (MAFS) enabled (Default)
1	Slave Attached Flash Sharing (SAFS) enabled




GPP_H12/SML1ALERT#	eSPI Flash Sharing Mode This strap has a 20 kOhm $\pm$ 30% internal pull-down. Master Attached Flash Sharing (MAFS) enabled (Default)
0	Master Attached Flash Sharing (MAFS) enabled (Default)
1	Slave Attached Flash Sharing (SAFS) enabled




GPP_J2/CNV_BRI_DT/UART0_RTSP	XTAL Frequency Selection This strap has a 20 kOhm $\pm$ 30% internal pull-down. 24 MHz (Default)
0	24 MHz (Default)
1	24 MHz



GPP_H15/SML3ALERT#	Reserved
0	This strap has a 20 kOhm $\pm$ 30% internal pull-down. JTAG ODT is disabled
1	JTAG ODT is enabled




GPP_B23/SML1ALERT#/PCHHOT#	CPUSSC Clock Frequency This strap has a 20 kOhm $\pm$ 30% internal pull-down. 19.2 MHz clock (derived from 38.4 MHz crystal)
0	19.2 MHz clock (derived from 38.4 MHz crystal)
1	19.2 MHz clock (derived from 38.4 MHz crystal)




GPP_H18/SML4ALERT#	VCCSPI Voltage Configuration This strap has a 20 kOhm $\pm$ 30% internal pull-down. VCCSPI at 1.8 V (Default)
0	VCCSPI at 1.8 V (Default)
1	VCCSPI at 1.8 V




GPP_J7/CNV_MFUART2_TXD	M.2 CNVI Mode Select This strap has a 20 kOhm $\pm$ 30% internal pull-down. Integrated CNVI enabled
0	Integrated CNVI enabled
1	Integrated CNVI disabled.



GPP_J4/CNV_RGI_DT/UART0_TXD	M.2 CNVI Mode Select This strap has a 20 kOhm $\pm$ 30% internal pull-down. Integrated CNVI enabled
0	Integrated CNVI enabled
1	Integrated CNVI disabled.




GPP_J2/CNV_BRI_DT/UART0_RTSP	XTAL Frequency Selection This strap has a 20 kOhm $\pm$ 30% internal pull-down. 24 MHz (Default)
0	24 MHz (Default)
1	24 MHz




GPP_R2/HDA_SDO/I2S0_TXD/HDACPU_SDO	Flash Descriptor Security Override This strap has a 20 kOhm $\pm$ 30% internal pull-down. Disable Flash Descriptor Security (Override)
0	Disable Flash Descriptor Security (Override)
1	Disable Flash Descriptor Security (Override)




GPP_H18/SML4ALERT#	VCCSPI Voltage Configuration This strap has a 20 kOhm $\pm$ 30% internal pull-down. VCCSPI at 1.8 V (Default)
0	VCCSPI at 1.8 V (Default)
1	VCCSPI at 1.8 V




GPP_H18/SML4ALERT#	VCCSPI Voltage Configuration This strap has a 20 kOhm $\pm$ 30% internal pull-down. VCCSPI at 1.8 V (Default)
0	VCCSPI at 1.8 V (Default)
1	VCCSPI at 1.8 V




GPP_E9_USB2_OCB_0	RING OSCILLATOR BYPASS HVM STRAP
0	RING OSCILLATOR BYPASS
1	RING OSCILLATOR BYPASS




GPP_E11_USB2_OCB_2	XTAL INPUT FREQUENCY[1] HVM STRAP
0	XTAL INPUT FREQUENCY[1]
1	XTAL INPUT FREQUENCY[1]




GPP_E10_USB2_OCB_1	XTAL INPUT FREQUENCY[0] HVM STRAP
0	XTAL INPUT FREQUENCY[0]
1	XTAL INPUT FREQUENCY[0]




GPP_G13/DDP1_CTRLDATA/TBT_LSX0_RXD	DDP1 I2C / TBT_LSX0 / BSSB_LS0 pins VCC configuration This strap has a 20 kOhm $\pm$ 30% internal pull-down. DDP1 I2C / TBT_LSX0 / BSSB_LS0 pins at 1.8V
0	DDP1 I2C / TBT_LSX0 / BSSB_LS0 pins at 1.8V
1	DDP1 I2C / TBT_LSX0 / BSSB_LS0 pins at 3.3V





GPP_G15/DDP2_CTRLDATA/TBT_LSX1_RXD	DDP2 I2C / TBT_LSX1 / BSSB_LS01 pins VCC configuration This strap has a 20 kOhm $\pm$ 30% internal pull-down. DDP2 I2C / TBT_LSX1 / BSSB_LS01 pins at 1.8V
0	DDP2 I2C / TBT_LSX1 / BSSB_LS01 pins at 1.8V
1	DDP2 I2C / TBT_LSX1 / BSSB_LS01 pins at 3.3V




GPP_G16/DDP3_CTRLDATA/TBT_LSX2_RXD	DDP3 I2C / TBT_LSX2 / BSSB_LS2 pins VCC configuration This strap has a 20 kOhm $\pm$ 30% internal pull-down. DDP3 I2C / TBT_LSX2 / BSSB_LS2 pins at 1.8V
0	DDP3 I2C / TBT_LSX2 / BSSB_LS2 pins at 1.8V
1	DDP3 I2C / TBT_LSX2 / BSSB_LS2 pins at 3.3V




GPP_G11/ISH_SPI_CLK/DDP4_CTRLDATA/GSPI2_CLK/TBT_LSX3_RXD	DDP4 I2C / TBT_LSX3 / BSSB_LS3 pins VCC configuration This strap has a 20 kOhm $\pm$ 30% internal pull-down. DDP4 I2C / TBT_LSX3 / BSSB_LS3 pins at 1.8V
0	DDP4 I2C / TBT_LSX3 / BSSB_LS3 pins at 1.8V
1	DDP4 I2C / TBT_LSX3 / BSSB_LS3 pins at 3.3V






GPP_G11/ISH_SPI_CLK/DDP4_CTRLDATA/GSPI2_CLK/TBT_LSX3_RXD	DDP4 I2C / TBT_LSX3 / BSSB_LS3 pins VCC configuration This strap has a 20 kOhm $\pm$ 30% internal pull-down. DDP4 I2C / TBT_LSX3 / BSSB_LS3 pins at 1.8V
0	DDP4 I2C / TBT_LSX3 / BSSB_LS3 pins at 1.8V
1	DDP4 I2C / TBT_LSX3 / BSSB_LS3 pins at 3.3V



# PCH DERIVED RAILS









# Panel


## +3.6V\_LCD




## +3.3V\_LCD Discharge




# LCD VIN








# BL\_EN



## LCD PWM




# IR + Webcam









HDMI 2.0 Max =18Gbps, 4K resolution at 60Hz  
HDMI R2.0 670MHz NV Supported  
HDMI R1.4 340MHz Intel Supported




### HDMI CONN



VA1-28













TYPE-C CON.




PD



DG\_USB\_FORCE\_PWR: Might be use for separately force USB domain - connect to EC/PCH 'g' by default.

For VBUS accuracy:  
3V <= VBUS < 6V: GP0-HH-4  
6V <= VBUS < 24V: GP0-Low



+1.2VS









Table with 2 columns: Pin, Signal

Pin	Signal
1	VBUS
2	VBUS
3	VBUS
4	VBUS
5	VBUS
6	VBUS
7	VBUS
8	VBUS
9	VBUS
10	VBUS
11	VBUS
12	VBUS
13	VBUS
14	VBUS
15	VBUS
16	VBUS
17	VBUS
18	VBUS
19	VBUS
20	VBUS
21	VBUS
22	VBUS
23	VBUS
24	VBUS
25	VBUS
26	VBUS
27	VBUS
28	VBUS
29	VBUS
30	VBUS
31	VBUS
32	VBUS
33	VBUS
34	VBUS
35	VBUS
36	VBUS
37	VBUS
38	VBUS
39	VBUS
40	VBUS
41	VBUS
42	VBUS
43	VBUS
44	VBUS
45	VBUS
46	VBUS
47	VBUS
48	VBUS
49	VBUS
50	VBUS
51	VBUS
52	VBUS
53	VBUS
54	VBUS
55	VBUS
56	VBUS
57	VBUS
58	VBUS
59	VBUS
60	VBUS
61	VBUS
62	VBUS
63	VBUS
64	VBUS
65	VBUS
66	VBUS
67	VBUS
68	VBUS
69	VBUS
70	VBUS
71	VBUS
72	VBUS
73	VBUS
74	VBUS
75	VBUS
76	VBUS
77	VBUS
78	VBUS
79	VBUS
80	VBUS
81	VBUS
82	VBUS
83	VBUS
84	VBUS
85	VBUS
86	VBUS
87	VBUS
88	VBUS
89	VBUS
90	VBUS
91	VBUS
92	VBUS
93	VBUS
94	VBUS
95	VBUS
96	VBUS
97	VBUS
98	VBUS
99	VBUS
100	VBUS


PS8802 CE SELECT






Remove


TPM2.0

 同方国际信息技术有限公司			
Title TPM 2.0			
Size A	Document Number GM5TGFX		Rev 1.2
Date:	Tuesday, May 18, 2021	Sheet	38 of 78


## PCIEx4 Gen4 SSD




## PCIEx4 Gen3/SATA SSD



## RTD3



## SATA HDD









DEL ALC122




## WLAN/BT CONN




## RTD3




## eSPI debug port




## UART debug port




## Touch Pad




## Finger Print




## Light bar Control




## Keyboard Backlight Control




## FAN CONTROLLER




## POWER DB CONN.




## Audio DB CONN.




## USB DB CONN.






## +DC\_IN




EMB20NP3V  
ID=-13A TC=100 deg  
Ipulse=-72A  
Avalanche=10A  
9watt 1ms  
15Watt 0.1ms


## Power Bottom



## Discharge Resistor




## For RF




## For SMT

- Place to TOP SIDE
- TP98 TP32 +5VDSW
  - TP99 TP32 +3.3VDSW
  - TP100 TP32 +1.8VA
  - TP101 TP32 +VIN\_BYP
  - TP102 TP32 +0.6V\_VTT
  - TP103 TP32 +1.2VS\_DDR
  - TP104 TP32 +2.5VS
  - TP134 TP32 +1.05VA\_BYP




## PCB HOLE



## WLAN HOLE



## THERMAL HOLE



## Mark point



同方国际信息技术有限公司

DC IN/PWR\_SW/H-S CAP/SCREW


Document Number

GM5TGFX

Tuesday, May 18, 2021

Sheet 47 of 78

Rev 1.2







TGL-H  
 TDC= A max;  
 ICC max= A  
 VCCIN : 0~2.05V(Max)  
 lccMax : 1025A  
 DC\_LL : 1.7m ohm  
 VCCIN\_AUX CPU : 1.8V  
 lccMax : 26.5A  
 DC\_LL : 1.5m ohm  
 VCCIN\_AUX PCH : 1.8V  
 lccMax : 9.5A  
 +VCCDD2\_CPU : 1.2V(T)  
 lccMax : 4.3A  
 VCCST : 1.05V(Typ)  
 lccMax : 970mA(Max)  
 VCCSTG : 1.05V(Typ)  
 lccMax : 340mA(Max)  
 VCC1p8A : 1.8V(Typ)  
 lccMax : 500mA(Max)



# VCCIN\_AUX CPU


$$R_{PSYS} = \frac{0.8}{P_{wr\_in\_max} \times I_{sys}}$$



同方国际信息技术有限公司			
Title			
POWER VCCIN_AUX CPU			
Size	Document Number		Rev
B	GM5TGFX		1.2
Date:	Tuesday, May 18, 2021		Sheet 50 of 78




# VCCIN\_AUX\_PCH



## +VCCIN\_AUX\_PCH discharge

2/4



### VCCIN\_AUX VID

VID[1] Pin State	VID[0] Pin State	VCCIN_AUX Voltage (V)	Usage
0	0	0	Power Saving State
0	1	1.1	Power Saving State
1	0	1.65	Full Current, TGL-UP4
1	1	1.8	Initial boot for TGL-UP3/UP4 Full current, TGL-UP3

同方国际信息技术有限公司

Title

POWER VCCIN\_AUX PCH

Size B

Document Number

GM5TGFX

Rev 1.2

Date: Tuesday, May 18, 2021

Sheet 52 of 78

# VNN\_BYP/+1.05\_BYP

Table 3: Control Bit Logic


	LP #	C1	C0	VOUT (V)
VIP05_BYP	0	X	X	0
	1	0	0	1.05
	1	0	1	1.05
	1	1	0	0.96
VNN_BYP	0	X	X	0.7
	1	0	0	1.05
	1	0	1	1.05
	1	1	0	0.78

Table 180. VCC\_VNNEXT\_1P05 VR Voltage Configurations


SLP_S3# State	VNN_CTRL State (Optional)	Output Voltage (V)
0	N/A	1.05
1	0	0.78
1	1	0.70

Table 181. VCC\_VIP056EXT\_1P05 VR Voltage Configurations


VIP05_CTRL State	Output Voltage (V)
0	1.05
1	0.96




# 5VDSW Converter



### 3.3VDSW Converter



### 3.3VA\_DSW Discharge



 同方国际信息技术有限公司

Title			
POWER +3.3VDSW			
Size B	Document Number		Rev
	GM5TGFX		1.2
Date:	Tuesday, May 18, 2021	Sheet	55 of 78

[illegible]

**+1.8V Converter**


The schematic shows a +1.8V converter circuit. The input is VIN (+1.8V). The output is +1.8V. The circuit includes a PNP3218 regulator, a BAT54C2-0-15-G diode, and various resistors and capacitors. The output is connected to the +1.8V discharge circuit.

**+1.8V Discharge**



The schematic shows a +1.8V discharge circuit. The input is +1.8V. The output is +1.8V Discharge. The circuit includes a MTK8368-0-11-G diode and a 10K-02 resistor. The output is connected to the +1.8V discharge output.



## +VCCDD2\_CPU






**+2.5VS**       $V_{out}=0.8 * (1+R1/R2)$




Remove +5VA



## 2/4 +3.3VA discharge






## +5V +5VS\_KB 0.6A





## +0.9VS\_LAN






## VccST




## VccSTG



## +VCC1P8A



DPU Sequence Control



NWDD/MSVDD merged: 1V8&VPP > NV\_3V3 > (NWDD+MSVDD) > PEXVDD > FBVDD(Q)  
1, All GPU power rails must ramp up after 1V8  
2, FBVDD(Q) should ramp up after VPP and PEXVDD for cold boot.

- POWER UP sequence is required:
- 1, The ramp time for any rail must be more than 40 us and is recommended to be less than 2ms.
  - 2, It is recommended that the delay from 1V8 on to PEXVDD/GPU PGOOD assertion not exceed 20ms.
  - 3, The ramp-up overshoot should not exceed the silicon reliability limit voltage.
  - 4, Power up NWDD must be 90% before PEXVDD can start ramp-up.
  - 5, Power up 1V8 must be 90% before NV\_3V3 ramp up.
  - 6, All 1.3V devices that connect to the GPU must be powered after 1V8: GPU cannot have any 3.3V leakage paths before GPU 1V8 power rail is present.
  - 7, Refer to the JEDEC Memory Specification for memory-related power sequencing.

- The following power-down sequence is required:
- 1, For GDDR6, VPP must be equal to or higher than FBVDD/Q at all times; use gate logic and discharge circuit as needed.
  - 2, All 3.3V devices that connect to the GPU must be ramped down before 1V8: GPU cannot have any 3.3V leakage paths after 1.8V power-down.
  - 3, Power down of PEXVDD must be less than 10% before NVVDD can start ramp-down.
  - 4, Power down of NV\_3V3 must be less than 10% before 1V8 can start ramp-down.

Figure 3.4 GPU Power Up Sequencing for NVVDD/MSVDD merged rail





Figure 3.6 GPU Power down Sequencing for NVVDD/MSVDD merged rail































Table 6.4 GDDR6 Mode 3 Mapping, GB5-GB5-256 and GB5B-128

GB5-256 and GB5B-128	GPU FB Channel 0 [Data Bits [31:0]] [Bytes 0,1,2,3 <sup>2</sup> ]	GB5-256 and GB5B-128	GPU FB Channel 1 [Data Bits [63:32]] [Bytes 4,5,6,7 <sup>3</sup> ]
FBx_CMD0	Bytes 0,1: CA8_A Bytes 2,3: -----	FBx_CMD28	Bytes 4,5: ----- Bytes 6,7: CA8_B
FBx_CMD1	Bytes 0,1: CA0_A Bytes 2,3: -----	FBx_CMD29	Bytes 4,5: ----- Bytes 6,7: CA0_B
FBx_CMD2	Bytes 0-1: CA9_A Bytes 2,3: -----	FBx_CMD30	Bytes 4,5: ----- Bytes 6,7: CA9_B
FBx_CMD3	Bytes 0-3: RST*	FBx_CMD31	Bytes 4-7: RST*
FBx_CMD4	Bytes 0,1: ----- Bytes 2,3: CA9_B	FBx_CMD32	Bytes 4,5: CA9_A Bytes 6,7: -----
FBx_CMD5	Bytes 0,1: ----- Bytes 2,3: CA0_B	FBx_CMD33	Bytes 4,5: CA0_A Bytes 6,7: -----
FBx_CMD6	Bytes 0,1: ----- Bytes 2,3: CA8_B	FBx_CMD34	Bytes 4,5: CA8_A Bytes 6,7: -----
FBx_CMD7	Bytes 0,1: ----- Bytes 2,3: CA2_B	FBx_CMD35	Bytes 4,5: CA2_A Bytes 6,7: -----
FBx_CMD8	Bytes 0,1: ----- Bytes 2,3: CA4_B	FBx_CMD36	Bytes 4,5: CA4_A Bytes 6,7: -----
FBx_CMD9	Bytes 0,1: ----- Bytes 2,3: CABI_B	FBx_CMD37	Bytes 4,5: CABI_A Bytes 6,7: -----
FBx_CMD10	Bytes 0,1: CABI_A Bytes 2,3: -----	FBx_CMD38	Bytes 4,5: ----- Bytes 6,7: CABI_B
FBx_CMD11	Bytes 0,1: CA4_A Bytes 2,3: -----	FBx_CMD39	Bytes 4,5: ----- Bytes 6,7: CA4_B
FBx_CMD12	Bytes 0,1: CA2_A Bytes 2,3: -----	FBx_CMD40	Bytes 4,5: ----- Bytes 6,7: CA2_B
FBx_CMD13	Bytes 0,1: CA1_A Bytes 2,3: -----	FBx_CMD41	Bytes 4,5: ----- Bytes 6,7: CKE_B
FBx_CMD14	Bytes 0,1: CKE_A Bytes 2,3: -----	FBx_CMD42	Bytes 4,5: ----- Bytes 6,7: CA5_B
FBx_CMD15	Bytes 0,1: CA5_A Bytes 2,3: -----	FBx_CMD43	Bytes 4,5: CA5_A Bytes 6,7: -----
FBx_CMD16	Bytes 0,1: ----- Bytes 2,3: CA5_B	FBx_CMD44	Bytes 4,5: CKE_A Bytes 6,7: -----
FBx_CMD17	Bytes 0,1: ----- Bytes 2,3: CKE_B	FBx_CMD45	Bytes 4,5: CA1_A Bytes 6,7: -----
FBx_CMD18	Bytes 0,1: ----- Bytes 2,3: CA1_B	FBx_CMD46	Bytes 4,5: CA3_A Bytes 6,7: -----
FBx_CMD19	Bytes 0,1: ----- Bytes 2,3: CA7_B	FBx_CMD47	Bytes 4,5: CA7_A Bytes 6,7: -----
FBx_CMD20	Bytes 0,1: ----- Bytes 2,3: CA3_B	FBx_CMD48	Bytes 4,5: CA6_A Bytes 6,7: -----
FBx_CMD21	Bytes 0,1: ----- Bytes 2,3: CA6_B	FBx_CMD49	Bytes 4,5: ----- Bytes 6,7: CA6_B
FBx_CMD22	Bytes 0,1: CA6_A Bytes 2,3: -----	FBx_CMD50	Bytes 4,5: ----- Bytes 6,7: CA3_B
FBx_CMD23	Bytes 0,1: CA7_A Bytes 2,3: -----	FBx_CMD51	Bytes 4,5: ----- Bytes 6,7: CA7_B
FBx_CMD24	Bytes 0,1: CA3_A Bytes 2,3: -----	FBx_CMD52	Bytes 4,5: ----- Bytes 6,7: CA1_B
FBx_CMD25	Bytes 0,1: ----- Bytes 2,3: -----	FBx_CMD53	Bytes 4,5: ----- Bytes 6,7: -----
FBx_CMD26	Bytes 0,1: ----- Bytes 2,3: -----	FBx_CMD54	Bytes 4,5: ----- Bytes 6,7: -----
GB5-256	GPU FB Channel 0 & 1		
FBx_CMD27	DEBUG0 <sup>1</sup>		
FBx_CMD55	DEBUG1 <sup>1</sup>		
Note:			
1. GPU debug pins; not connected to DRAM.			
2. Bytes 0,1 correspond to DRAM Channel A; Bytes 2,3 correspond to DRAM Channel B.			
3. Bytes 4,5 correspond to DRAM Channel A; Bytes 6,7 correspond to DRAM Channel B.			



GB5-128 Colay GB5B-128 Colay  
Please reference DA-09899-001 v03  
Table 1 . GB5-128 and GB5B-128 ballout Differences  
Frame Buffer Part

Default G61-A



**TongFang Inc.**  
File: **GN20-P FrameBuffer A & B**  
Size: **Custom** Document Number: **GM5TGF** Rev: **1.2**  
Date: **Tuesday, May 18, 2021** Sheet: **02** of **76**





Table 4. GN20-P1/P0 GDDR6 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	2Chx256Mx16	1.25V and 1.2V <sup>1</sup>	Samsung	K4Z80325BC-HC14	C-die	0x0	14 Gbps	2001 <sup>2</sup>	Full	Production candidate
			Hynix	H56C8H24AIR-S2C	A-die	0x2	14 Gbps	N/A	Full	Production candidate
			Micron	MT61K256M32JE-14:A	A-die	0x1	14 Gbps	1940 <sup>3</sup>	Full	Production candidate



Table 9.3 RAMCFG

Strap Pins see Note			RAMCFG Setting Number	
STRAP2	STRAP1	STRAP0	(see Memory RVL for memory configs corresponding to these numbers)	
L	L	L	0 (0x0000)	
L	L	H	1 (0x0001)	
L	H	L	2 (0x0002)	

LEVEL	Voltage (V)		
	Min	Normal	Max
H	1.5	1.8	1.854
M	0.5	0.9	1.3
L	0	0	0.3
Invalid	1.3V<pin voltage<1.5V 0.3V<pin voltage<0.5V		

Table 9.5 SMB\_ALT\_ADDR, DEVID\_SEL, PCIE\_CFG, VGA\_DEVICE

Strap Pins See Note			Functions Selected by This Strapping			
STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	H	0	0	0	1
L	H	L	0	0	1	0
L	H	H	0	0	1	1
H	L	L	0	1	0	0
H	L	H	0	1	0	1
H	H	L	0	1	1	0
H	H	H	0	1	1	1
L	L	M	1	0	0	0
L	M	L	1	0	0	1
L	M	H	1	0	1	0
L	H	M	1	0	1	1
M	L	L	1	1	0	0
M	L	H	1	1	0	1
M	H	L	1	1	1	0
M	H	H	1	1	1	1



GB5-128 (G61-A) : OVR-M GEN1 GD25LQ80CTIGR (8M)  
 No need GPIO26(R1763 Stuff R1766 NU)  
 GB5B-128 (GN20) : OVR-M GEN2 W25Q16JWSNIQ (16M)  
 Need GPIO26(R1763 NU R1766 Stuff)


ROM_SO	ROM_SI	ROM_SCK	PS_OVRST*	Function
L	L	L	PS_OVRST*	Function Disabled
L	L	H	PS_OVRST*	Function Enabled(Default)


GB5-128	L L L to Enable PS_OVRST*
GB5B-128	L L H to Enable PS_OVRST*

TongFang Inc.





GN20-P STRAP/Serial ROM			
Size	Document Number	GM5TGFX	
C			
Date	Tuesday, May 18, 2021	Sheet	84 of 78











62 FBA\_D[31..0] << FBA\_D[31..0]  
62 FBA\_DB[3..0] >> FBA\_DB[3..0]  
62 FBA\_CMD[24..0] >> FBA\_CMD[24..0]  
62 FBA\_EDC[3..0] >> FBA\_EDC[3..0]






Maximum VRAM case Temp is 85 celsius degree







Maximum VRAM case Temp is 85 celcisus degree


Maximum VRAM case Temp is 85 celsius degree
















## PEX\_VDD







N18P-G1/G0 FBVDDQ:  
Peak: 20A  
Continuous: 14A





PU/PD to set the FBVDD/Q power-on voltage

MP2884AGU\_1503



<b><i>TongFang Inc.</i></b>			
Title			
<b>GN20-P_FBVDQ_1PHASE</b>			
Size	Document Number		Rev
<b>B</b>	<b>GM5TGFX</b>		<b>1.2</b>
Date:	Tuesday, May 18, 2021	Sheet 75 of 78	



GPU	Component Values				
	R673, R242	R686, R679	R225	R233, R81	C1516, C1517
N18P-G0	487Ω	357Ω	324KΩ	75KΩ	1.0nf
N18P-G0 MAX-Q					
150W+	487Ω	127Ω	324KΩ	75KΩ	1.0nf
115W to 130W	487Ω	143Ω	324KΩ	75KΩ	1.0nf
100W to 110W	487Ω	165Ω	324KΩ	75KΩ	1.0nf
75W to 90W	487Ω	215Ω	324KΩ	75KΩ	1.0nf
70W or lower	487Ω	357Ω	324KΩ	75KΩ	1.0nf

ADDRESS	ADRS1	ADRS0
0X34	0	0
0X35 (<--)	0	1
0X36	1	0
0X37	1	1

WIFI ON Board For Ever

Title		
Reserved		
Size	Document Number	Rev
C	GM5TGFX	1.2
Date	Tuesday, May 18, 2021	Sheet 77 of 78

A to A1 change list(2/2)

- 1. P40 Change Audio Codec from ALC897 to ALC256
- 2. P45 Add R9623 For SD D3 Cold
- 3. P71 Add U1908,R4058,C4558,D94 For NVVDD Sequence
- 4. P18 Add R9624,R9625,R9626 and Modify R119,R120,R121,R129 to Improve Power loss sequence
- 5. P18 Del R9563 for SYS\_PWR0K sequence
- 6. P55 Add R9627 for +3.3VDSW\_PCH\_PD reference voltage
- 7. P58 Add Q239,R9628,R9629,C6778 For +3.3VA discharge
- 8. P52 Add Q240,R1737,R1738,C6779 for +VCCIN\_AUX\_PCH discharge
- 9. P53 Add Q241,R9630,R9631,C6780 for +VNN\_BYP discharge
- 10. P22 Change PCH AN39 pin net name to PCH\_SPI0\_CLK
- 11. P76 DEL R1960,R1965 GND and connect to U89pin9
- 12. P18 Add R9632 for PM\_RSMRST#\_R co-lay
- 13. P20 Add R10009 for GPU\_PWRGD
- 14. P25 Add C6823,C6824,C6825 for +VCCPRIM\_1P8
- 15. P58 R1099 not mount
- 16. P46 R9545 mount for ADAP\_IN
- 17. P58 C976 mount for +3.3VSS
- 18. P58 Add R10010 for +V\_PWR\_EN
- 19. P19 R132 not mount for GPP\_H13\_PEG\_RESET#
- 20. P43 R9550 not mount for +WLAN\_3.3VA
- 21. P19 R148 not mount for GPP\_H2\_CLKREQ8\_LAN\_N
- 22. P19 R1583 not mount and P36 add R10011 for GPP\_E3\_EC\_SMI#
- 23. P73 Add PU11and Q276 sch for N18P-G61A
- 24. P73 Reserve U1946 for NV Sequence
- 25. P30 Change NB691GG-Z to MP1613GTL-Z for +3.6V\_LCD
- 26. P54 Change R1036 from 220K to 560K for 5VDSW not output on Bat mode(9V)
- 27. P25 Change C230,C231,C232,C233 from 22uf to 10uf
- 28. P66,70 Change C6680,C6681 from EEFSX0D331EY to EEFS0D331VF

A2 to A2 change list(3/4)

- 1. P58 +3.3VA discharge sch not mount
- 2. P75 Del C6690 for thermal bracket short issue
- 3. P51 Co-lay C6836,C6837,C6838,C6839 for +VIN\_+VCCIN\_AUX\_CPU
- 4. P49 Co-lay C6840~C6849 for +VIN\_VCCIN
- 5. P18,P58 Reserve C7051,C7052,C7053 for sequence
- 6. P56 R1069,R1071,C929 not mount,change R1070 to 90.9K for +1.8VA
- 7. P73 Change C2494 from 10nf to 1nf for GC6 issue

A2 to B change list(3/7)

- 1. P19 Change R149 pull high from +3.3VA to +3.3V, U5 pull high from +1.8VA to +1.8V for leakage issue
- 2. P18 Change R122 pull high from +3.3VA to +3.3VS
- 3. P76 Add R10020 for N18P\_G61-A
- 4. P53~P57 change open to short for 12 Jumpers
- 5. P75 Add C7054,C7055 for +VIN\_FBVDDQ co-lay
- 6. P72 Add C7056~C7063 for +VIN\_NVVDD
- 7. P56 Change R1068 from 200K to 100K for +1.8VA
- 8. P55 Add C7064,C7065 for VIN\_+3.3VDSW co-lay
- 9. P56 Add C7066,C7067 for VIN\_+1.8VA co-lay
- 10. P52 Add C7068,C7069 for +VIN\_VCCIN\_AUX\_PCH
- 11. P73 Change C2494 from 10nf to 1nf for GC6 issue
- 12. P42 Del TVS23,TVS52~TVS58 for cost down
- 13. P32 Del TVS44~TVS51 for costdown
- 14. P58 Add D95 for +VS\_PWR\_EN (FBMEM FW can't read issue)
- 15. P75 Add C7070~C7074 for +VIN\_FBVDDQ
- 16. P71 R1869 not mount, Change R1870 from 2K to 0 ohm for NVVDD FW issue

B to NPI change list(3/29)

- 1. P30 Change PS1 from Poly-switch to fuse for LCD flicker issue
- 2. P36 FAN\_BOOST\_WLAN\_LED\_EC# short to QKEY0# for CapsLock LED issue
- 3. P18 Add R10021 for PM\_SLP\_SUS# pull down
- 4. P36 Add R10022,R10023 for PM\_SLP\_S4#/S0# pull down
- 5. P27 Add C7075,C7076,C7077 for +3.3VDSW\_PCH Power rail
- 6. P60 R1707 mount, R1708 not mount for GC6 issue
- 7. P71 Change C2387 to R1843 end point for NV sequence
- 8. P67 DEL R1828,R1830,Q107 for VRAM1
- 9. P68 Add R10024 for VRAM2
- 10. P69 DEL R1835,R1837,Q108 for VRAM3
- 11. P70 Add R10025 for VRAM4
- 12. P65 Change R1914 from FBMEM VR side to GPU side
- 13. P73 Add R10026 for GPU\_PWRGD step issue
- 14. P43 Add C7078 for WLAN Power improve
- 15. P30 Change R359 from 10 ohm to 24.9 ohm for LCD sequence
- 16. P43 Q95 not mount for cost down
- 17. P55 Q56,Q57 not mount for cost down
- 18. P32 Change R430~R437 from 0 ohm to 10 ohm for HDMI Signal issue
- 19. P73 U1946,D88,C6835 mount, R9575,R1912 mount 20K,C2518 not mount for GPU sequence
- 20. P71 Change R1843 from 10K to 3K for GPU sequence
- 21. P74 C6645 mount 0.1uf for GPU sequence

V1.0 to V1.1 change list(4/28)

- 1. P19 Add R9870 for PMCALERT(PMC initial issue)
- 2. P57,P58 DEL R1088,R1095,R1112 for cost down
- 3. R560 need mount for Capslock LED issue

V1.1 to V1.2 change list(5/15)

- 1. P19 Add Q280,R10028,R10029 for C10\_GATEB co-lay
- 2. P57 Add R674,C7085,Q279,R271,Q17,R10027 for DDR\_VTT\_CNTL co-lay
- 3. P57 Add C7081,C7080,C7079 &change U42 foot print to dfn8-1 0p65\_3x3 lp0 for NCP59800-D co-lay
- 4. P57 Add U1958,C7086,C7088,R10032,R10030,R10031,R10033,C7087 for EM5I09AVT-00A co-lay

TongFang Inc.			
Title			
History			
Size	Document Number		Rev
B	GM5TGFX		1.2
Date:	Tuesday, May 18, 2021		Sheet 78 of 78